Design and Implementation of High Speed Radix-2 CSD Based Floating Point Multiplier

M.Lakshmi Kiran¹ , K.V. Ramanaiah²

1. Dept. of ECE, YSREC of Yogi Vemana University, Proddatur, India.
2. Dept. of ECE, YSREC of Yogi Vemana University, Proddatur, India.

Correspondence should be addressed to: lk.ece@yogivemanuniversity.ac.in.

Section:Research Paper, Product Type: Isroset-Journal
Vol.3 , Issue.7 , pp.17-22, Jul-2017

Online published on Jul 30, 2017

Copyright © M.Lakshmi Kiran, K.V. Ramanaiah . This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
 

View this paper at   Google Scholar | DPI Digital Library

XML View     PDF Download

How to Cite this Paper

423 Views    230 Downloads    221 Downloads

Abstract :
Since last few decades, Analog systems or especially Digital systems are fabricated with ICs. These systems are basically having multiplier as fundamental element. Thus design of multiplier is so important that digital systems will be designed efficiently. Furthermore floating point multipliers are preferable over normal multipliers, because unlike normal multipliers floating point multipliers would support very small and even very large numbers. Earlier many researchers focused on design of floating point multipliers which results to many algorithms such as Booth algorithm, Vedic sutras and CSD algorithm. Here, modified CSD algorithm is proposed which is having lower delay i.e. higher speed in comparison with existing CSD algorithm due to the usage of pipeline concept. All the algorithms of floating point multiplier discussed here are designd using verilog HDL and targeted on Xilinx ISE 14.5 Vertex-7.

Key-Words / Index Term :
CSD (Canonic Signed Digit), HDL (Hardware Description Language), ISE(Integrated Synthesis Environment)

References :
[1] Saroja.V Siddamal, R.M.Banakar and B.C.Jinaga “Design of High-speed floating point multiplier”,in the 4th International Sympoiusm on Electronic Design, Test And Applications,China,2008.
[2] Keshab K. Parhi , “VLSI DIGITAL SIGNAL PROCESSING SYSTEMS – DESIGN AND IMPEMENTATION”, A Wiley-Interscience Publication, India, pp. 505-511, 1999.
[3] Gustavo A.Ruiz, Mercedes Granda, “efficient canonic signed digit recoding”, ScienceDirect Microelectronics journal, Issue.42, pp.1090-1097, 2011.
[4] Rui Guo and Linda Sumners DeBrunner, “A novel fast canonical-sgned-digit conversion technique for multiplication,”in Proc. ICASS,pp.1637-1640, 2011.
[5] Kripasagar Venkat, “Efficient multiplication and divison using MSP 430,” Texas Instruments, Dallas, Texas,SLAA329, Sep. 2006.
[6] Shoab Ahmed Khan,“ Multiplier-less Multiplication by Constants,” in Digital Design of signal processing systems: A practical approach, John Wiley & sons Publishing Company,2010,UK,pp.222–243,2011.
[7] IEEE standards board, “IEEE standard for Binary Floating---Point Arithmetic”, New York:IEEE,1985.
[8] GH. A. Aty, Aziza 1. Hussein, I. S. Ashour and M.Mona, "High-speed, Area-Efficient FPGA-Based - Floating-point Multiplier", Proceedings ICM 2003, Egypt, pp.274-277, 2003.
[9] H.A.H.Fahmy and M.J.Flynn, “The case for a redundant format in floating point arithmetic,” 16th IEEE symposium on computer Arithmetic,2003.
[10] Ahmet Akkas, Michael J. Schulte, "A Quadruple Precision and Dual Double Precision Floating-Point Multiplier", Proceedings DSD 2003, Turkey ,pp.76-81, 2003,Turkey.
[11] Himanshu Thapliyal and M.B.srinavas, ”A Novel Time-Area-Power Efficient Single Precision Floating Multiplier,” Proceedings MAPLD 2005.
[12] A G. Even and P.-M. Seidel, “A comparison of three rounding algorithms for ieee floating-point multiplication,” Computers, IEEE Transactions on, vol. 49,issue. 7, pp. 638–650, 2000.
[13] A. Kanhe, S. Das, and A. Singh, “Design and implementation of floating point multiplier based on vedic multiplication technique,” in Communication, Information Computing Technology (ICCICT), pp. 1–4, 2012.
[14] A. Itawadiya, R. Mahle, V. Patel, and D. Kumar, “Design a dsp operations using vedic mathematics,” in Communications and Signal Processing (ICCSP), pp. 897–902,2013.
[15] M. Ramalatha, K. Dayalan, P. Dharani, and S. Priya, “High speed energy efficient alu design using vedic multiplication techniques,” in Advances in Computational Tools for Engineering Applications, ACTEA ’09 International Conference , pp. 600–603, 2009.
[16] Parth Mehta, Dhanashri Gawali,” Conventional versus Vedic mathematical method for Hardware implementation of a multiplier”, 2009 International Conference on Advances in Computing, Control, and Telecommunication Technologies, India, pp. 640-642, 2009.
[17] Sumit Vaidya, Deepak Dandekar,” Delay-Power performance comparison of multipliers in VLSI circuit design”, International Journal of Computer Networks & Communications (IJCNC), Vol.2, No.4, pp.47-56, 2010.